Yes, though IIRC they had to modify the long-standing IA memory ordering rules in order to make that happen. Xeon Phi requires manual fence management in most cases, I believe.

Note that those particular cores are also doing SIMT like GPUs are, so the problem is different from cache coherence on general purpose cores.